

Sheet (1, 2, 3, 4, 5, 6, 12, 13, 19, 20, 28)

Input/Output Organization

(4.1)


The input status bit in an interface circuit is cleared as soon as the input buffer is read? Why?

Solution : →

After reading for the input data, it is necessary to clear the input status flag SIN[0] before the program begins a new read operation.

(4.2)

address Bus = 16 bit = $A_{15}-A_0$



7CA4_H

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 1 1 0 0 1 0 1 0 0 1 0 0

XX

7CA4_H = 0111 11 00 1010 0100

7DA4_H = 0111 11 01 1010 0100

7EA4_H = 0111 11 10 1010 0100

7FA4_H = 0111 11 11 1010 0100

Device 1

Device 2

Device 3

Device 4

A₁₀ 1010

B₁₁ 1011

C₁₂ 1100

D₁₃ 1101

E₁₄ 1110

F₁₅ 1111

Subroutine

A subroutine is called by a program instruction to perform a function needed by the calling program.

يتم استدعاء روتين داخلي برنامج
وذلك بهدف أداء وظيفة معينة
لبرنامج الرئيس عند الحاجة.

Interrupt Service Routine (ISR)

- ISR is initiated by an event such as input operation or hardware error.
- The function it performs may not be related to the program being executed at the time of interruption.
- It must not affect any of the data or status information relating to that program.

ISR يتم تنفيذه عند حدوث أي عملية إدخال
أو حدث أي مشاكل في (Hardware)

ISR : الوظيفة التي نقوم بها
علاقة بالبرنامج الرئيس الذي تم
معالجته أثناء وجوده في الـ (processor)
ISR : لا يؤثر على أي (data) أو على
(status) بالبرنامج الرئيس.

4.5

من هذا ليعمل لا نقفنا على أن processor لا
يحتاج إلى (Interrupt) إلى بعد أن نقوم بتنفيذ
الأمر الذي نقوم بتنفيذه

ماذا لو حدث وأحتاج (processor) إلى (Interrupt) في
منتصف تنفيذ أمر معين ؟
Discuss Difficulties that may arise.

If execution of the interrupted instructions is to
be completed after return from interrupt,
a large amount of information needs to be
saved. This includes the contents of any
temporary registers, intermediate results,
the address of the next instruction, ... etc

An alternative is to abort the ^{interrupted} instruction
and start its execution from the beginning
after return from interrupt.

In this case →

the results of an instruction must not
be stored in register or memory location
until it is guaranteed that execution of
the instruction will be completed
without interruption.

إذا جاء Interrupt إلى processor أثناء تنفيذ أمر معين
هناك ① يتم مقاطعة processor بعد اكتمال الأمر الذي تنفذه
فإن هذه الحالة لا بد من تخزين كمية كبيرة من البيانات قبل
مغادرة (Registers) والنتائج ومخبرات الأمر التالي من التنفيذ

الحل الآخر ② هو عند مقاطعة (processor) الأمر الذي تم وقفاً
بأن إعادة مرة أخرى بعد الرجوع من المقاطعة وهذا
لا يحتاج إلى تخزين أو نتائج

4.6


problem: Three devices A, B, C

- Interrupt nesting for devices A and B is not allowed,
- But interrupt requests from C may be accepted while either A or B is being serviced.

Suggest different ways in which this can be accomplished in each of the following.

(a) the computer has one interrupt-request line


Solution



الجزء الأول يطلب (Interrupt) يعيق بوضع IRQ [1]
وعند مرور (processor) على أجهزة الترتيب التتابعي
IRQ=1 يعيق خبرته ويتحقق (ISR) التالي


(b) we have 2 lines INTR₁ & INTR₂
and INTR₁ & INTR₂

Solution



4.12

Design a Logic circuit to implement the priority shown in figure 4.8b



الطلب

$INTR_1$ $\xrightarrow{\text{الترتيب}} INTA_1$

Interrupt requests

interrupt acknowledge

note

priority $INTR_1 > INTR_2 > INTR_3$

Req

a) give a truth table for each of output

equations

$$\begin{aligned} INTA_1 &= INTR_1 \\ INTA_2 &= INTR_2 \cdot \overline{INTR_1} \\ INTA_3 &= INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2} \end{aligned}$$

$INTR_1$	$INTR_2$	$INTR_3$	$INTA_1$	$INTA_2$	$INTA_3$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	0	0

⑥ Logic circuits


• $INTA_1 = INTR_1$



• $INTA_2 = INTR_2 \cdot \overline{INTR_1}$



• $INTA_3 = INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2}$



⑦ Yes, my design extended easily for more interrupt request lines.


⑧ Add Inputs :-

modify circuit

when Decide : 1 $\xrightarrow{\text{on}}$ $INTA_i = 1$
Reset : 0 $\xrightarrow{\text{off}}$ $INTA_i = 0$

Design :-

Note :- S-R flip flop




S	R	Q
0	0	No change
0	1	Reset Q=0
1	0	Set Q=1
1	1	Not allowed.

$$INTA_1 = INTR_1 \cdot \overline{Q_1} \cdot \text{Decide}$$

$$INTA_2 = INTR_2 \cdot \overline{Q_2} \cdot \overline{Q_1} \cdot \text{Decide}$$

$$INTA_3 = INTR_3 \cdot \overline{Q_3} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \text{Decide}$$



4.13

(هذه المسألة بها الحل فقط)

Design a circuit for rotating priority for selecting one of several requests based on their priority.


Input Lines (Request Lines)

$REQ_1, REQ_2, REQ_3, REQ_4$

priority of: $REQ_1 > REQ_2 > REQ_3 > REQ_4$

بما أنه إذا كان Line من الخطة ليس هو الأقل في
الترتيب: فمثلاً إذا كان REQ_2 الخطة ليس هو
الأقل وليس ترتيب الأولويات

$REQ_3 > REQ_4 > REQ_1 > REQ_2$



Design circuit should include

four grant signals $\Rightarrow GR_1$ through GR_4
واحدة فقط يجب أن تكون واحدة إذا كانت
(Decide) pulse

Whole circuit

Inputs: $REQ_1, REQ_2, REQ_3, REQ_4$
Decide

Output: GR_1, GR_2, GR_3, GR_4

Chấp nhận

Register

i A



A bit output $\approx 100 \text{ Mbps}$ (C)

در آستانه ای واحد
عند ای طاهر زینیه

Arbitration Request

REQ₁, REQ₂, REQ₃, REQ₄

arbitration Grant

20175 Device \rightarrow $G_1, G_2, G_3, G_4 \rightarrow$ Jack Bus

Decide



↳ Falling edge

Current arbitration cycle:

((Grant Device)) $\xrightarrow{\text{JWS}} \text{Register A}$

(new Request) اس (مستجد) Record. م. و. ز. نفس الوقت

Register B

سہو فانی علی

(ہذا لکھنے کے لیے ای (Request) پر سوچیں اور (Grant) پر لکھیں)

Circuit initialization

- one bit of Register A is equal to one which will be the output to the highest Priority Line.

ex:

Register A



7/10

E_2

46

REG₂

Highest priority

How the circuit works :-

$REQ_1 = 1$

assume that REQ_1 takes the bus
 $GR_1 = 1$, $E_1 = 0$

$\therefore GR_1 = 1$ $\therefore A_1 = \overline{GR_1} = 0$

$E_2 = \overline{A_1} \cdot (E_1 + REQ_1) \Rightarrow E_2 = 1 \cdot (0 + 1) = 1$

$GR_2 = (\overline{E_2} \cdot REQ_2)$

$GR_2 = (0 \cdot 1) = 0$

2-equations \rightarrow \rightarrow \rightarrow

$E_{i+1} = \overline{A_i} \cdot (E_i + REQ_{i+1})$


$i = 1 \text{ to } 4$

$GR_{i+1} = \overline{E_{i+1}} \cdot REQ_{i+1}$


assume $i = 1$

$E_2 = \overline{A_1} (E_1 + REQ_1)$

$GR_2 = \overline{E_2} \cdot REQ_2$



$G_2 = 14$



4.14. The truth table for a priority encoder is given below.

1	2	3	4	5	6	7	IPL ₂	IPL ₁	IPL ₀
0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1
x	1	0	0	0	0	0	0	1	0
x	x	1	0	0	0	0	0	1	1
x	x	x	1	0	0	0	1	0	0
x	x	x	x	1	0	0	1	0	1
x	x	x	x	x	1	0	1	1	0
x	x	x	x	x	x	1	1	1	1

A possible implementation for this priority circuit is as follows:

So $GR_1 = \overline{E_1} \cdot REQ_1$
 $= 1 \cdot 1 = 1$

if $GR_1 = 1$ & $REQ_2 = 0$.

$\Rightarrow A_1 = 1, A_2 = 0$


4.19

Interrupt request Line \Rightarrow use open collector Scheme, carries a signal that is the logical OR of the requests from all the devices connected to it.

Req:-


is req. Generate a signal that indicates that all devices connected to the bus are ready.

Solution



$$INTR = INTR_1 + INTR_2 + INTR_3 + \dots + INTR_n$$

- Each device pull the line down (closes a switch to a ground) when it is not ready
- It open the switches when it is ready
- Thus, the Line will be high when all devices are ready.



4.20


Interrupt request
↓
1

devices device₂

what happen if two independent devices are connected to this line?

Solution

The request from one device may be masked by other, because the processor may see only one device Request.



4.27. A larger distance means longer delay for the signals traveling between the processor and the input device. Primarily, this means that $t_2 - t_1$, $t_3 - t_2$ and $t_5 - t_3$ will increase. Since larger distances may also mean larger skew, the intervals $t_1 - t_0$ and $t_4 - t_3$ may have to be increased to cover worst-case differences in propagation delay.

In the case of Figure 4.24, the clock period must be increased to accommodate the maximum propagation delay.

4.28. A possible solution is shown below.

